

<

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-5107	1	CAN, TOPSIDE, ALT, 341/343	TBTTOPSIDE_2P_FENCE	CRITICAL	
806-5108	1	CAN, TOPSIDE, COVER, ALT, 341/343	TBTTOPSIDE_2P_COVER	CRITICAL	
806-3142	1	CAN, TBT, 211/213	TBTFENCE	CRITICAL	
806-3215	1	CAN, COVER, TBT, 211/213	TBTCOVER	CRITICAL	
806-3216	1	CAN, MDP, 211/213	MDPCAN	CRITICAL	
806-3083	1	SHLO, USB, MLR, 311/313	USBCAN	CRITICAL	

SL0400
TH-NSP
1
SL-2.3X3.9-2.9X4.5

Z0405
STDOFF-4.50D1.8H-SM
1
860-1327

Z0414
STDOFF-4.50D1.9H-SM
1
860-1327

Z0415
STDOFF-4.50D1.9H-SM

1
860-1327

DisplayPort Pogo USB/SD Card Pogo

CRITICAL
ZS0405
POGO-2.00D-3.6H-K86-K87

SM
1
870-1938

CRITICAL
ZS0406
POGO-2.00D-3.6H-K86-K87

870-1938

SL0401
TH-NSP
1
SL-1.1X0.4-1.4X0.7

1
SL-1.1X0.4-1.4X0.7

SL0403
TH-NSP
1
SL-1.1X0.4-1.4X0.7


SL-1.1X0.4-1.4X0.7

SL0405
TH-NSP
1
SL-1.1X0.45-1.4X0.75

SL-1.1X0.45-1.4X0.75

SL0404
TH-NSP
1
SL-1.1X0.4-1.4X0.7

SL-1.1X0.4-1.4X0.7



D

C

B



A

D

C

B

A



CFG<10>:SAFE MODE BOOT 1 = NORMAL OPERATION 0 = POWER FEATURES NOT ACTIVE

CFG<9>:NO SVID-CAPABLE VR 1 = VR SUPPORTS SVID 0 = VR DOES NOT SUPPORT SVID


CFG<8>:ALLOW NOA ON LOCKED UNITS 1 = NORMAL OPERATION 0 = NOA ALWAYS UNLOCKED

CFG<4>:eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED


CFG<1>:PCH-LESS MODE 1 = NORMAL OPERATION 0 = PCH-LESS MODE

CFG<0>:RESET SEQUENCE STALL 1 = NORMAL OPERATION 0 = STALL AFTER PCU PLL LOCK

These can be placed close to J1800 and are only for debug access



NOTE: Pre-ES2 CPUs have issue with Sx cycling, must set CFG<9> low to avoid issue, but this locks CPU VR at 1.7V Vboot (CPU Sighting #4391569).



SYNC MASTER=WILL J43 SYNC DATE=09/13/2012

PAGE TITLE CPU Misc/JTAG/CFG/RSVD

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM> SIZE D


REVISION <E4LABEL>


BRANCH <BRANCH>


PAGE 6 OF 121


SHEET 6 OF 76














D

C

B

A


D

C




B

A


SLP_S0# Isolation





SLP_S0# can be driven high outside of S0.
U1420 ensures signal will only be high in S0.




SYNC MASTER=143_MLB		SYNC DATE=02/20/2013	
PAGE TITLE			
PCH PM/PCI/GFX			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	14 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	13 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







SYNC MASTER=WILL_343		SYNC DATE=12/17/2012	
PAGE TITLE			
CPU/PCH Merged XDP			
	Apple Inc.		DRAWING NUMBER <SCH_NUM>
			SIZE D
	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>
BRANCH <BRANCH>			
PAGE 18 OF 121			
SHEET 16 OF 76			



SYNC MASTER=143 MLB1		SYNC DATE=01/09/2013	
PAGE TITLE			
Chipset Support			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	19 OF 121
		SHEET	17 OF 76

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPDDR_S3_MEMVREF

Signal aliases required by this page:

- =I2C_VREFDAC5_SCL
- =I2C_VREFDAC5_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- DDRVREF_DAC - Stuffs DAC margining circuit.

FETs for CPU isolation during DAC margining


NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN_CPU_EN is low to remove short due to CPU.

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.

18 PCA9557D RES


NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider
DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

Always used, regardless of margining option.




SYNC MASTER=J41 MLB		SYNC DATE=02/12/20	
PAGE TITLE		PAGE NUMBER	
DDR3 VREF MARGINING			
		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		22 OF 121	
		SHEET	
		19 OF 76	


LPDDR3 CHANNEL A (0-31)




LPDDR3 CHANNEL A (32-63)





LPDDR3 CHANNEL B (0-31)




LPDDR3 CHANNEL B (32-63)









Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ
@ 1.05V	11.5 mOhm Max

1.05V TBT "CIO" Switch
Internal switch not functional on RR.

Max Current = 4A (85C)

EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=T20_RR
PAGE TITLE

SYNC DATE=12/17/2015

Thunderbolt Host (2 of 2)

 Apple Inc.

DRAWING NUMBER
<SCH_NUM> D



REVISION
<E4LABEL>


BRANCH
<BRANCH>

PAGE
29 OF 121


SHEET
26 OF 76

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED





V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11850145	2	RES,MTL FOLM,1/20W,17.0K,1,0201,SMD,LT	R3210,R3213		TBTHV:P12V
11850145	2	RES,MTL FOLM,1/20W,17.0K,1,0201,SMD,LT	R3211,R3214		TBTHV:P12V

Nominal Min Max

IHV50/S3 1120mA 1090mA 1170mA (12W minimum)

Thunderbolt Connector A



D

C

B


A

D


C


B


A




SYNC MASTER=143 MLB		SYNC DATE=02/20/2013	
PAGE TITLE		SSD Connector	
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	37 OF 121
		SHEET	30 OF 76









Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ 17 mOhm Max
Current	2.5A

SYNC MASTER=MASTER

SYNC DATE=18/11/2018

PAGE TITLE

SD CONTROLLER (GL3219)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>


PAGE


45 OF 121

SHEET

34 OF 76







NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=J41 MLB

SYNC DATE=02/06/2013

PAGE TITLE

SMC

 Apple Inc.

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

50 OF 121

SHEET

37 OF 76


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED



SYNC MASTER=WILL_343		SYNC DATE=12/17/2012	
PAGE TITLE		SMC Shared Support	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	51 OF 121
		SHEET	38 OF 76





SYNC MASTER=J41 MLB

SYNC DATE=02/06/2013

PAGE TITLE

SMBus Connections

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

53 OF 121

SHEET

40 OF 76

D

C

B


A

D


C

B


A




ICOR : COMPUTING High Side Current Sense




IM3C :DDR 1V2 Current Sense (LPDDR + CPUDDR)




IOOR : OTHER High Side Current Sense




IAPC :AirPort Current Sense




IR0C : 3.3V S0 FET Current Sense




ISDC : SSD Current Sense




IS2C : 3.3V Camera Current Sense




IBLC : LCD Backlight Driver Input Current Sense



CHARGER BMON High Side Current Sense



DC-IN (AMON) Current Sense



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5455		CPU_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5465		DRAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5475		SSD_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5495		LCDBKLT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5433		OTHER_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5425		CAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5445		3V3S0_ISNS:NO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
10750248	1	RES,SENSE,0.0030HM,1W,4-TERM,1%,0612,TFT	R5480	CRITICAL	

SYNC MASTER=141 MLB

SYNC DATE=03/28/2013

High Side Current Sensing

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>


BRANCH
<BRANCH>

PAGE
54 OF 121


SHEET
41 OF 76



TBT,MLB Bottom Proximity Sensors




TBT, MLBBOT and TBD Temp Sensor




SYNC MASTER=141 MLB		SYNC DATE=02/06/2013	
PAGE TITLE		Thermal Sensors	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	58 OF 121
		SHEET	44 OF 76


D







SYNC MASTER=YHARTANTO_344		SYNC DATE=01/09/2013	
PAGE TITLE			
SPI Debug Connector			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		<E4LABEL>
BRANCH			
<BRANCH>			
PAGE			
61 OF 121			
SHEET			
46 OF 76			









PAGE TITLE		PAGE TITLE	
DC-In & G3H Supply		DC-In & G3H Supply	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	70 OF 121
		SHEET	49 OF 76
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




SYNC MASTER=J43 MLB		SYNC DATE=89/14/2012	
PAGE TITLE			
PBus Supply & Battery Charger			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 71 OF 121	
		SHEET 50 OF 76	




SYNC MASTER=143_MLB		SYNC DATE=10/09/2012	
PAGE TITLE			
CPU VR12.6 VCC Regulator IC			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	72 OF 121
		SHEET	51 OF 76




SYNC MASTER=J41 MLB		SYNC DATE=85/21/2013	
PAGE TITLE			
CPU VR12.5 VCC Power Stage			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	73 OF 121
		SHEET	52 OF 76
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			






SYNC MASTER=J41 MLB		SYNC DATE=09/17/2012	
PAGE TITLE			
5V S4RS3 / 3.3V S5 Power Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	75 OF 121
		SHEET	54 OF 76


1.05V S0 Regulator




SYNC MASTER=J41 MLB		SYNC DATE=05/21/2013	
PAGE TITLE		1.05V S0 Power Supply	
DRAWING NUMBER		SIZE	
Apple Inc.		<SCH_NUM> D	
REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		76 OF 121	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		55 OF 76	




Keyboard Backlight Driver & Detection




Keyboard Backlight Connector



SYNC MASTER=143 MLB		SYNC DATE=09/13/2012	
PAGE TITLE		DRAWING NUMBER	
LCD/KBD Backlight Driver		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		77 OF 121	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		56 OF 76	



SYNC MASTER=J43 MLB		SYNC DATE=10/04/2012	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	78 OF 121
		SHEET	57 OF 76



Loading specs per J41/43_PowerBudget_Riviera_rev0.99e

3.3V SUS Switch

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

1.05V PCH HSI0 Switch

Part	SLG5AP1417V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ TBD mOhm Max
Current	6A Max

HSIO has turn-on requirement of
<0.1V/uS ramp rate and
<65uS from EN to 95% (1.05V)

5V S0 Switch

Part	SLG5AP1438V
Type	Load Switch
R(on) @ 2.5V	15 mOhm Typ 17 mOhm Max
Current	2.5A

SYNC MASTER=141 MLB

SYNC DATE=02/06/2013

PAGE TITLE

Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

80 OF 121

SHEET

58 OF 76



Mobile System Power State Table							
State	SMC_ADAPTER_EN	SMC_PM_S3_ENABLE	SMC_S4_WAKE_SRC_EN	PM_SLP_S3_L	PM_SLP_S3_R_L	PM_SLP_S4_L	PM_SLP_S4_R_L
Run (S0)	X	1	1	1	1	1	1
Stand (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (S3AC)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S3AC)	1	1	0	0	0	0	0
Deep Sleep (S4)	0	1	0	0	0	0	0
Battery Off (S3AC)	toggle SHZ	0	0	0	0	0	0
Battery Off (S4)	1	0	0	0	0	0	0

SYNC MASTER=143 MLB

SYNC DATE=89/16/2012

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<SCH_NUM>


REVISION
<E4LABEL>

BRANCH
<BRANCH>


PAGE
81 OF 121


SHEET
59 OF 76





SYNC MASTER=CLEAN J43		SYNC DATE=11/13/2012	
PAGE TITLE			
Left I/O (LIO) Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	95 OF 121
		SHEET	61 OF 76





SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_B0D	*	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4x_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_BIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_B0D	*	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX	USB3_TX2TX	TOP, BOTTOM	=5X_DIELECTRIC	?
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX	USB3_RX2RX	TOP, BOTTOM	=5X_DIELECTRIC	?
USB3_PCH_TX	*_PCH_TX	*	USB3_TX20THERTX	USB3_TX20THERTX	TOP, BOTTOM	=5X_DIELECTRIC	?
USB3_PCH_RX	*_PCH_RX	*	USB3_RX20THERRX	USB3_RX20THERRX	TOP, BOTTOM	=5X_DIELECTRIC	?
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX	USB3_TX2RX	TOP, BOTTOM	=7X_DIELECTRIC	?
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX	USB3_RX2TX	TOP, BOTTOM	=7X_DIELECTRIC	?
USB3_PCH_TX	*_TX	*	USB3_20THERHS	USB3_20THERHS	TOP, BOTTOM	=6X_DIELECTRIC	?
USB3_PCH_RX	*_TX	*	USB3_20THERHS	USB3_20THER	TOP, BOTTOM	=5X_DIELECTRIC	?
USB3_PCH_TX	*_RX	*	USB3_20THERHS				
USB3_PCH_RX	*_RX	*	USB3_20THERHS				
USB3_PCH_TX	*	*	USB3_20THER				
USB3_PCH_RX	*	*	USB3_20THER				

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

[illegible]

USB Hucopyb nets

TP SPI nets

USB EXTA nets (Right USB port)

USB EXTB nets (Left USB port)

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_455	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_455	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	"	=3x_DIELECTRIC	?
CLK_LPC	"	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP, BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2:1_SPACING	?

DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_800	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?	DP_2DP	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_20THERHS	*	=4x_DIELECTRIC	?	DP_20THERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
DP_20THER	*	=3x_DIELECTRIC	?	DP_20THER	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_AUX	*	=3x_DIELECTRIC	?	DP_AUX	TOP,BOTTOM	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	"	=2x_DIELECTRIC	?
CLK_25M	"	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
LPC_AD	LPC_AD55	LPC	LPC_AD<3...0>	14 37 64
LPC_FRAME_L	LPC_AD55	LPC	LPC_FRAME_L	14 37 64
	LPC_AD55	LPC	LPCPLUS_RESET_L	64
LPC_CLK33M	CLK LPC_AD55	CLK LPC	LPC_CLK24M_SMC	17 37
	CLK LPC_AD55	CLK LPC	LPC_CLK24M_SMC_R	12 17
LPC_CLK33M	CLK LPC_AD55	CLK LPC	LPC_CLK24M_LPCPLUS	
	CLK LPC_AD55	CLK LPC	LPC_CLK24M_LPCPLUS_R	
SMBUS_PCH_CLK	SMB_AD55_R_50S	SMB	SMBUS_PCH_CLK	14 16 19
SMBUS_PCH_DATA	SMB_AD55_R_50S	SMB	SMBUS_PCH_DATA	14 16 19
SMBUS_PCH_0_CLK	SMB_AD55_R_50S	SMB	SMB_PCH_0_CLK	14 40
SMBUS_PCH_0_DATA	SMB_AD55_R_50S	SMB	SMB_PCH_0_DATA	14 40
SMBUS_SMC_1_S0_SCL	SMB_AD55_R_50S	SMB	SMBUS_SMC_1_S0_SCL	14 32 37
SMBUS_SMC_1_S0_SDA	SMB_AD55_R_50S	SMB	SMBUS_SMC_1_S0_SDA	14 32 37
HDA_BIT_CLK	HDA_AD55	HDA	HDA_BIT_CLK	12 61 65
	HDA_AD55	HDA	HDA_BIT_CLK_R	12
HDA_SYNC	HDA_AD55	HDA	HDA_SYNC	12 61 65
	HDA_AD55	HDA	HDA_SYNC_R	12
HDA_RST_L	HDA_AD55	HDA	HDA_RST_R_L	12
	HDA_AD55	HDA	HDA_RST_L	12 61 65
HDA_SDIN0	HDA_AD55	HDA	HDA_SDIN0	12 61 65
HDA_SDOUT	HDA_AD55	HDA	HDA_SDOUT	12 61 65
	HDA_AD55	HDA	HDA_SDOUT_R	12 17
PM_SUS_CLK	CLK_SLOW_AD55	CLK_SLOW	PM_CLK32K_SUSCLK_R	13 38
	CLK_SLOW_AD55	CLK_SLOW	SMC_CLK32K	37 38
SPT_CLK	SPT_AD55	SPT	SPT_CLK_R	14 46
	SPT_AD55	SPT	SPT_CLK	46
SPT_MOST	SPT_AD55	SPT	SPT_MOSTI_R	14 46
	SPT_AD55	SPT	SPT_MOSTI	46
SPT_MISO	SPT_AD55	SPT	SPT_MISO	14 46
	SPT_AD55	SPT	SPT_MISO_R	46
SPT_CS0	SPT_AD55	SPT	SPT_CS0_R_L	14 46
	SPT_AD55	SPT	SPT_CS0_L	46
	SPT_AD55	SPT	SPT_SMC_CLK	37 46
	SPT_AD55	SPT	SPT_SMC_MOSTI	37 46
	SPT_AD55	SPT	SPT_SMC_MISO	37 46
	SPT_AD55	SPT	SPT_SMC_CS_L	37 46
	SPT_AD55	SPT	SPT_MLB_CLK	46
	SPT_AD55	SPT	SPT_MLB_I00_MOSTI	46
	SPT_AD55	SPT	SPT_MLB_I01_MISO	46
	SPT_AD55	SPT	SPT_MLB_CS_L	14 46
	SPT_AD55	SPT	SPT_I0<2>	46
	SPT_AD55	SPT	SPT_I02_R	46
	SPT_AD55	SPT	SPT_MLB_I02_WP_L	46
	SPT_AD55	SPT	SPT_I0<3>	14 46
	SPT_AD55	SPT	SPT_I03_R	46
	SPT_AD55	SPT	SPT_MLB_I03_HOLD_L	46
PCIE_AP_R2D	PCIE_800	PCIE_PCH_TX	PCIE_AP_R2D_P	29 64
PCIE_AP_R2D	PCIE_800	PCIE_PCH_TX	PCIE_AP_R2D_N	29 64
	PCIE_800	PCIE_PCH_TX	PCIE_AP_R2D_C_P	14 29
	PCIE_800	PCIE_PCH_TX	PCIE_AP_R2D_C_N	14 29
PCIE_AP_D2R	PCIE_800	PCIE_PCH_RX	PCIE_AP_D2R_P	14 29 64
PCIE_AP_D2R	PCIE_800	PCIE_PCH_RX	PCIE_AP_D2R_N	14 29 64
PCIE_CLK100M_AP	CLK_PCIE_800	CLK_PCIE	PCIE_CLK100M_AP_P	12 29 64
PCIE_CLK100M_AP	CLK_PCIE_800	CLK_PCIE	PCIE_CLK100M_AP_N	12 29 64
PCIE_TBT_R2D	PCIE_800	PCIE_PCH_TX	PCIE_TBT_R2D_P<3...0>	25
PCIE_TBT_R2D	PCIE_800	PCIE_PCH_TX	PCIE_TBT_R2D_N<3...0>	
	PCIE_800	PCIE_PCH_TX	PCIE_TBT_R2D_C_P<3...0>	14 25
	PCIE_800	PCIE_PCH_TX	PCIE_TBT_R2D_C_N<3...0>	14 25
PCIE_TBT_D2R	PCIE_800	PCIE_PCH_RX	PCIE_TBT_D2R_P<3...0>	14 25
PCIE_TBT_D2R	PCIE_800	PCIE_PCH_RX	PCIE_TBT_D2R_N<3...0>	14 25
	PCIE_800	PCIE_PCH_RX	PCIE_TBT_D2R_C_P<3...0>	25
	PCIE_800	PCIE_PCH_RX	PCIE_TBT_D2R_C_N<3...0>	25
PCIE_CLK100M_TBT	CLK_PCIE_800	CLK_PCIE	PCIE_CLK100M_TBT_P	12 25
PCIE_CLK100M_TBT	CLK_PCIE_800	CLK_PCIE	PCIE_CLK100M_TBT_N	12 25
	CLK_PCIE_800	CLK_PCIE	PEG_CLK100M_P	
	CLK_PCIE_800	CLK_PCIE	PEG_CLK100M_N	
XDP_TDI	PCH_AD55	PCH_ITP	XDP_PCH_TDI	12 16 64
XDP_TDO	PCH_AD55	PCH_ITP	XDP_PCH_TDO	12 16 64
XDP_TMS	PCH_AD55	PCH_ITP	XDP_PCH_TMS	12 16 64
XDP_TCK	PCH_AD55	PCH_ITP	XDP_PCH_TCK	12 16 64
PCIE_CAM	PCIE_800	PCIE_PCH_TX	PCIE_CAMERA_R2D_P	31 32
PCIE_CAM	PCIE_800	PCIE_PCH_TX	PCIE_CAMERA_R2D_N	31 32
	PCIE_800	PCIE_PCH_TX	PCIE_CAMERA_R2D_C_P	14 32
	PCIE_800	PCIE_PCH_TX	PCIE_CAMERA_R2D_C_N	14 32
PCIE_CAM	PCIE_800	PCIE_PCH_RX	PCIE_CAMERA_D2R_P	14 32
PCIE_CAM	PCIE_800	PCIE_PCH_RX	PCIE_CAMERA_D2R_N	1

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	SYSCLK_CLK32K_RTC	CLK_SLOW_4SS	CLK_SLOW	SYSCLK_CLK32K_RTCx1
	SYSCLK_CLK25M_SB	CLK_25M_4SS	CLK_25M	SYSCLK_CLK25M_CAMERA
		CLK_25M_4SS	CLK_25M	CLK25M_CAM_CLKP
		CLK_25M_4SS	CLK_25M	CLK25M_CAM_XTALP_R
		CLK_25M_4SS	CLK_25M	CLK25M_CAM_XTALP
		CLK_25M_4SS	CLK_25M	CLK25M_CAM_XTALN
		CLK_25M_4SS	CLK_25M	CLK25M_CAM_CLKN
	SYSCLK_CLK25M_TBT	CLK_25M_4SS	CLK_25M	SYSCLK_CLK25M_TBT
		CLK_25M_4SS	CLK_25M	SYSCLK_CLK25M_TBT_R
	SYSCLK_CLK25M_XTAL	CLK_25M_4SS	CLK_25M	SYSCLK_CLK25M_X1
		CLK_25M_4SS	CLK_25M	SYSCLK_CLK25M_X2
		CLK_25M_4SS	CLK_25M	SYSCLK_CLK25M_X2_R
		CLK_25M_4SS	CLK_25M	SDCLK_CLK25M_X2
		CLK_25M_4SS	CLK_25M	SDCLK_CLK25M_X2_R
		CLK_25M_4SS	CLK_25M	SDCLK_CLK25M_X1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MEM_DATA2SELF	*	=2X_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8X_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3X_DIELECTRIC	?
MEM_CMD2CMD	*	=3X_DIELECTRIC	?
MEM_CMD2CTRL	*	=3X_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3X_DIELECTRIC	?
MEM_CLK2CLK	*	=6X_DIELECTRIC	?
MEM_20THERMEM	*	=4X_DIELECTRIC	?
MEM_2PWR	*	=2X_DIELECTRIC	10000
MEM_2GND	*	=2X_DIELECTRIC	10000
MEM_2OTHER	*	=6X_DIELECTRIC	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	MEM_TERM	MEM_73D
MEM_40S	MEM_TERM	MEM_50S

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	MEM_*	*	MEM_DATA2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_20THER
MEM_A_DQS_1	*	*	MEM_20THER
MEM_A_DQS_2	*	*	MEM_20THER
MEM_A_DQS_3	*	*	MEM_20THER
MEM_A_DQS_4	*	*	MEM_20THER
MEM_A_DQS_5	*	*	MEM_20THER
MEM_A_DQS_6	*	*	MEM_20THER
MEM_A_DQS_7	*	*	MEM_20THER
MEM_B_DQS_0	*	*	MEM_20THER
MEM_B_DQS_1	*	*	MEM_20THER
MEM_B_DQS_2	*	*	MEM_20THER
MEM_B_DQS_3	*	*	MEM_20THER
MEM_B_DQS_4	*	*	MEM_20THER
MEM_B_DQS_5	*	*	MEM_20THER
MEM_B_DQS_6	*	*	MEM_20THER
MEM_B_DQS_7	*	*	MEM_20THER

MEM_A_DATA_0	*	*	MEM_20THER
MEM_A_DATA_1	*	*	MEM_20THER
MEM_A_DATA_2	*	*	MEM_20THER
MEM_A_DATA_3	*	*	MEM_20THER
MEM_A_DATA_4	*	*	MEM_20THER
MEM_A_DATA_5	*	*	MEM_20THER
MEM_A_DATA_6	*	*	MEM_20THER
MEM_A_DATA_7	*	*	MEM_20THER
MEM_B_DATA_0	*	*	MEM_20THER
MEM_B_DATA_1	*	*	MEM_20THER
MEM_B_DATA_2	*	*	MEM_20THER
MEM_B_DATA_3	*	*	MEM_20THER
MEM_B_DATA_4	*	*	MEM_20THER
MEM_B_DATA_5	*	*	MEM_20THER
MEM_B_DATA_6	*	*	MEM_20THER
MEM_B_DATA_7	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CLK	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_1	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_2	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_3	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_4	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_5	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_6	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_7	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_0	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_1	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_2	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_3	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_4	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_5	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_6	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_7	MEM_*_DATA_*	*	MEM_20THERMEM

Memory Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK P<0>
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK N<0>
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK P<1>
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK N<1>
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A CS L<1..0>
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A ODT<0>
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM A CKE<1..0>
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM A CKE<3..2>
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM A CAA<9..0>
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM A CAB<9..0>
MEM_A_DQ_BYTE0	MEM_40S	MEM_A_DATA_0	MEM A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_40S	MEM_A_DATA_1	MEM A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_40S	MEM_A_DATA_2	MEM A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_40S	MEM_A_DATA_3	MEM A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_40S	MEM_A_DATA_4	MEM A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_40S	MEM_A_DATA_5	MEM A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_40S	MEM_A_DATA_6	MEM A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_40S	MEM_A_DATA_7	MEM A DQ<63..56>
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS P<0>
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS N<0>
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS P<1>
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS N<1>
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS P<2>
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS N<2>
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS P<3>
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS N<3>
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS P<4>
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS N<4>
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS P<5>
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS N<5>
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS P<6>
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS N<6>
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS P<7>
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS N<7>
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK P<0>
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK N<0>
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK P<1>
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK N<1>
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B CS L<1..0>
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B ODT<0>
MEM_B_CKE0	MEM_40S	MEM_CMD	MEM B CKE<1..0>
MEM_B_CKE1	MEM_40S	MEM_CMD	MEM B CKE<3..2>
MEM_B_CMD0	MEM_40S	MEM_CMD	MEM B CAA<9..0>
MEM_B_CMD1	MEM_40S	MEM_CMD	MEM B CAB<9..0>
MEM_B_DQ_BYTE0	MEM_40S	MEM_B_DATA_0	MEM B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_40S	MEM_B_DATA_1	MEM B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_40S	MEM_B_DATA_2	MEM B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_40S	MEM_B_DATA_3	MEM B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_40S	MEM_B_DATA_4	MEM B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_40S	MEM_B_DATA_5	MEM B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_40S	MEM_B_DATA_6	MEM B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_40S	MEM_B_DATA_7	MEM B DQ<63..56>
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS P<0>
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS N<0>
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS P<1>
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS N<1>
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS P<2>
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS N<2>
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS P<3>
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS N<3>
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS P<4>
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS N<4>
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS P<5>
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS N<5>
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS P<6>
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS N<6>
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS P<7>
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS N<7>
		MEM_PWR	PP1V2 S3
		MEM_PWR	PP0V6 S3 MEM VREFCA A
		MEM_PWR	PP0V6 S3 MEM VREFDQ A
		MEM_PWR	PP0V6 S3 MEM VREFCA B
		MEM_PWR	PP0V6 S3 MEM VREFDQ B

SYNC_MASTER=CONSTRAINTS		SYNC_DATE=89/25/2012	
PAGE TITLE		DRAWING NUMBER	
Memory Constraints		<SCH NUM>	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		114 OF 121	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		70 OF 76	

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTPD_800	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTD _P _TX	TBTD _P _TX	*	TBTD _P _TX2TX	TBTD _P _TX2TX	TOP, BOTTOM	=6x_DIELECTRIC	?
TBTD _P _RX	TBTD _P _RX	*	TBTD _P _RX2RX	TBTD _P _RX2RX	TOP, BOTTOM	=6x_DIELECTRIC	?
TBTD _P _TX	TBTD _P _RX	*	TBTD _P _TX2RX	TBTD _P _TX2RX	TOP, BOTTOM	=10x_DIELECTRIC	?
TBTD _P _TX	TBTD _P _TX	*	TBTD _P _TX2RX	TBTD _P _20THERHS	TOP, BOTTOM	=10x_DIELECTRIC	?
TBTD _P _TX	*_TX	*	TBTD _P _20THERHS	TBTD _P _20THER	TOP, BOTTOM	=6x_DIELECTRIC	?
TBTD _P _RX	*_TX	*	TBTD _P _20THERHS				
TBTD _P _TX	*_RX	*	TBTD _P _20THERHS	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTD _P _RX	*_RX	*	TBTD _P _20THERHS	TBTD _P _TX2TX	*	=4x_DIELECTRIC	?
TBTD _P _TX	*	*	TBTD _P _20THER	TBTD _P _RX2RX	*	=4x_DIELECTRIC	?
TBTD _P _RX	*	*	TBTD _P _20THER	TBTD _P _TX2RX	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDPC_Tx2Tx	"	=4x_DIELECTRIC	?
TBTDPC_Rx2Rx	"	=4x_DIELECTRIC	?
TBTDPC_Tx2Rx	"	=6x_DIELECTRIC	?
TBTDPC_20THERHS	"	=6x_DIELECTRIC	?
TBTDPC_20THER	"	=4x_DIELECTRIC	?

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	TBT_A_R2D	TBTDP_R8D	TBTDP_TX	TBT A R2D C P<1..0>	25
	TBT_A_R2D	TBTDP_R8D	TBTDP_TX	TBT A R2D C N<1..0>	25
		TBTDP_R8D	TBTDP_TX	TBT A R2D P<1..0>	28
		TBTDP_R8D	TBTDP_TX	TBT A R2D N<1..0>	28
	DP TBTPA_ML1	DP_R8D	DP_TX	DP TBTPA_ML C P<1>	25
	DP TBTPA_ML1	DP_R8D	DP_TX	DP TBTPA_ML C N<1>	25
	DP TBTPA_ML3	DP_R8D	DP_TX	DP TBTPA_ML C P<3>	25
	DP TBTPA_ML3	DP_R8D	DP_TX	DP TBTPA_ML C N<3>	25
		DP_R8D	DP_TX	DP TBTPA_ML P<3..1:2>	28
		DP_R8D	DP_TX	DP TBTPA_ML N<3..1:2>	28
		DP_R8D	DP_TX	DP A LSX_ML P<1>	28
		DP_R8D	DP_TX	DP A LSX_ML N<1>	28
		TBTDP_R8D	TBTDP_RX	TBT A D2R C P<1..0>	28
		TBTDP_R8D	TBTDP_RX	TBT A D2R C N<1..0>	28
	TBT_A_D2R1	TBTDP_R8D	TBTDP_RX	TBT A D2R P<1>	25
	TBT_A_D2R1	TBTDP_R8D	TBTDP_RX	TBT A D2R N<1>	25
	TBT_A_D2R8	TBTDP_R8D	TBTDP_RX	TBT A D2R P<0>	25
	TBT_A_D2R8	TBTDP_R8D	TBTDP_RX	TBT A D2R N<0>	25
	TBT_A_AUXCH	DP_R8D	DP_AUX	DP TBTPA_AUXCH C P	25
	TBT_A_AUXCH	DP_R8D	DP_AUX	DP TBTPA_AUXCH C N	25
		DP_R8D	DP_AUX	DP TBTPA_AUXCH P	28
		DP_R8D	DP_AUX	DP TBTPA_AUXCH N	28
		DP_R8D	DP_AUX	DP A_AUXCH_DDC P	28
		DP_R8D	DP_AUX	DP A_AUXCH_DDC N	28
		TBTDP_R8D	TBTDP_RX	TBT A D2R1_AUXDDC P	28
		TBTDP_R8D	TBTDP_RX	TBT A D2R1_AUXDDC N	28
	TBT_B_R2D	TBTDP_R8D	TBTDP_TX	TBT B R2D C P<1..0>	64
	TBT_B_R2D	TBTDP_R8D	TBTDP_TX	TBT B R2D C N<1..0>	64
		TBTDP_R8D	TBTDP_TX	TBT B R2D P<1..0>	64
		TBTDP_R8D	TBTDP_TX	TBT B R2D N<1..0>	64
	DP TBTPB_ML	DP_R8D	DP_TX	NC DP TBTPB_ML CP<3..1:2>	64
	DP TBTPB_ML	DP_R8D	DP_TX	NC DP TBTPB_ML CN<3..1:2>	64
		DP_R8D	DP_TX	DP TBTPB_ML P<3..1:2>	64
		DP_R8D	DP_TX	DP TBTPB_ML N<3..1:2>	64
		DP_R8D	DP_TX	DP B LSX_ML P<1>	64
		DP_R8D	DP_TX	DP B LSX_ML N<1>	64
		TBTDP_R8D	TBTDP_RX	TBT B D2R C P<1..0>	64
		TBTDP_R8D	TBTDP_RX	TBT B D2R C N<1..0>	64
	TBT_B_D2R	TBTDP_R8D	TBTDP_RX	TBT B D2R P<1..0>	64
	TBT_B_D2R	TBTDP_R8D	TBTDP_RX	TBT B D2R N<1..0>	64
	TBT_B_AUXCH	DP_R8D	DP_AUX	NC DP TBTPB_AUXCH CP	25
	TBT_B_AUXCH	DP_R8D	DP_AUX	NC DP TBTPB_AUXCH CN	25
		DP_R8D	DP_AUX	DP TBTPB_AUXCH P	64
		DP_R8D	DP_AUX	DP TBTPB_AUXCH N	64
		DP_R8D	DP_AUX	DP B_AUXCH_DDC P	64
		DP_R8D	DP_AUX	DP B_AUXCH_DDC N	64
		TBTDP_R8D	TBTDP_RX	TBT B D2R1_AUXDDC P	64
		TBTDP_R8D	TBTDP_RX	TBT B D2R1_AUXDDC N	64

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		DP_BSD	DP_TX	DP_TBTSRC ML C P<3..0>
		DP_BSD	DP_TX	DP_TBTSRC ML C N<3..0>
		DP_BSD	DP_AUX	DP_TBTSRC AUXCH C P
		DP_BSD	DP_AUX	DP_TBTSRC AUXCH C N
	TBT_SPT_CLK	TBT_SPT_45S	TBT_SPT	TBT_SPT_CLK
	TBT_SPT_M0S1	TBT_SPT_45S	TBT_SPT	TBT_SPT M0S1
	TBT_SPT_M1S0	TBT_SPT_45S	TBT_SPT	TBT_SPT MISO
	TBT_SPT_CS_L	TBT_SPT_45S	TBT_SPT	TBT_SPT CS_L

Only used on hosts supporting Thunderbolt video-in

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_850	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_20THER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=8X_DIELECTRIC	?
MIPICLK_20THER	*	=7X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_20THER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_20THER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_20THER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?
S2_DQS20MNDATA	*	=2X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?
S2_20THERMEM	*	=4X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?
S2MEM_20THER	*	=6X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_DQS20MNDATA	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CMD	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CTRL2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_20THERMEM	TOP,BOTTOM	=6X_DIELECTRIC	?
S2MEM_2PWR	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2GND	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_20THER	TOP,BOTTOM	=10X_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_20THER
S2_MEM_DQS*	*	*	S2MEM_20THER
S2_MEM_CMD	*	*	S2MEM_20THER
S2_MEM_CTRL	*	*	S2MEM_20THER
S2_MEM_CLK	*	*	S2MEM_20THER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS20MNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS20MNDATA

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

NET TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P 31 32
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N 31 32
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE 31 32
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L 31 32
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0> 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1> 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2> 31 32
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0> 31 32
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0> 31 32
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1> 31 32
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1> 31 32
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0> 31 32
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1> 31 32
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0> 31 32
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DQ<7..0> 31 32
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15..8> 31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P 31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N 31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P 32 64
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N 32 64
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P 31 32
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N 31 32
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P 32 64
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N 32 64
S2_MEM_PWR	S2_MEM_PWR		PP1V35_CAM 31 32
S2_MEM_PWR	S2_MEM_PWR		PP0V675_CAM_VREF 31 32
S2_MEM_PWR	S2_MEM_PWR		PP0V675_MEM_CAM_VREFCA 32
S2_MEM_PWR	S2_MEM_PWR		PP0V675_MEM_CAM_VREFDQ 32



PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SD_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE		

SD Card Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		SPACING
SD01	SD0DATA	SD_45SE		SDCONN_DATA<0..3>
SD02	SDCLK	SD_45SE		SDCONN_CLK
SD03		SD_45SE		SDCONN_WP
SD04		SD_45SE		SDCONN_CMD
SD05		SD_45SE		SDCONN_DETECT_L
SD06		SD_45SE	SPT	SD_SPI_CLK
SD07		SD_45SE	SPT	SD_SPI_CS_L
SD08		SD_45SE	SPT	SD_SPI_MOSI
SD09		SD_45SE	SPT	SD_SPI_MISO
SD10	CLK_25M_45G			SDCLK_CLK_25M_X1
SD11	CLK_25M_45G			SDCLK_CLK25M_X2_R

SYNC_MASTER=CONSTRAINTS

SYNC_DATE=89/25/2812

PAGE TITLE

Project Specific Constraints



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

SIZE

D

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

119 OF 121

SHEET

75 OF 76

	8	7	6	5	4	3	2	1	
D	Change List: <RDAR://COMPONENT/508934> J43 HW EE SCHEMATIC PROTO 0 <RDAR://COMPONENT/508937> J43 HW EE SCHEMATIC PROTO 1 <RDAR://COMPONENT/508941> J43 HW EE SCHEMATIC EVT <RDAR://COMPONENT/508945> J43 HW EE SCHEMATIC DVT Kismet: afp://kismet.apple.com/Kismet-Projects/J41-J43 Useful Wiki Links: Schematic Conventions - https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design MobileMac HW Radar: <rdar://component/497591> MobileMac HW Task <rdar://component/497587> MobileMac HW Schematic <rdar://component/497585> MobileMac HW New Bugs <rdar://component/497588> MobileMac HW Layout <rdar://component/497590> MobileMac HW Investigation <rdar://component/497589> MobileMac HW Architecture Other Info: Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations								D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=J41 MLB

SYNC DATE=07/03/2012

PAGE TITLE

Reference

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

121 OF 121

SHEET

76 OF 76

SYNC MASTER=J41 MLB

SYNC DATE=07/03/2012

PAGE TITLE

Reference

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
121 OF 121

SHEET
76 OF 76